Abstract: The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback