A 2.1 GS/s 2-Channel Pipeline-SAR ADC With Speed-Enhanced Bootstrap Switch and Low-Latency SAR Logic
Abstract: This paper introduces a 12-bit 2-channel interleaved Pipelined Successive Approximation Register (Pipelined-SAR) Analog-to-Digital Converter (ADC) capable of operating at 2.1 GS/s. A ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback